

WHAT IS CLAIMED IS:

1 1. An apparatus including a programmable logic device, said programmable
2 logic device comprising:

3 a memory that stores configuration information and user defined information,
4 wherein said memory selectively operates according to a first power state and a second power
5 state, wherein said second power state is a lower power consumption state than said first power
6 state; and

7 a control circuit, coupled to said memory, that controls access to said memory
8 with a power selection signal, wherein said first power state corresponds to accessing said
9 memory at a first rate and said second power state corresponds to accessing said memory at a
10 second rate,

11 wherein during configuration of said programmable logic device, said control
12 circuit controls said memory to output said configuration information at said first rate, and

13 wherein during normal operation of said programmable logic device, said control
14 circuit controls said memory to selectively access said user defined information at one of said
15 first rate and said second rate in accordance with said power selection signal, wherein said
16 second rate is lower than said first rate.

1 2. The apparatus of claim 1, wherein said memory comprises a flash
2 nonvolatile memory.

1 3. The apparatus of claim 1, wherein said memory comprises an electrically
2 erasable programmable read only memory (EEPROM).

1 4. The apparatus of claim 1, wherein said control circuit comprises:

2 a first sense amplifier; coupled to said memory, that reads first information from
3 said memory at said first rate, wherein said first sense amplifier is responsive to said power
4 selection signal and operates according to said first power state;

5 a second sense amplifier, coupled to said memory, that reads second information
6 from said memory at said second rate, wherein said second sense amplifier is responsive to said
7 power selection signal and operates according to said second power state; and

8 a data selector, coupled to said first sense amplifier and said second sense
9 amplifier, that selectively outputs an output of one of said first sense amplifier and said second
10 sense amplifier, in accordance with said power selection signal.

1 5. The apparatus of claim 4, wherein said first sense amplifier comprises a
2 high-power sense amplifier.

1 6. The apparatus of claim 4, wherein said second sense amplifier comprises a
2 low-power sense amplifier.

1 7. The apparatus of claim 4, wherein said data selector comprises a
2 multiplexer.

1 8. The apparatus of claim 1, wherein said programmable logic device further
2 comprises:

3 a plurality of function blocks that perform a plurality of functions, wherein said
4 plurality of function blocks includes said memory and said control circuit; and
5 an interconnect that interconnects said plurality of function blocks.

1 9. An apparatus including a control circuit for controlling a programmable
2 logic device that includes a memory, said control circuit comprising:

3 a first sense amplifier, coupled to said memory, that reads first information from
4 said memory at a first rate, wherein said first sense amplifier is responsive to a power selection
5 signal and operates according to a first power state;

6 a second sense amplifier, coupled to said memory, that reads second information
7 from said memory at a second rate, wherein said second sense amplifier is responsive to said
8 power selection signal and operates according to a second power state; and

9 a data selector, coupled to said first sense amplifier and said second sense
10 amplifier, that selectively outputs an output of one of said first sense amplifier and said second
11 sense amplifier, in accordance with said power selection signal,

12 wherein said control circuit controls access to said memory with said power
13 selection signal, wherein said first power state corresponds to accessing said memory at said first
14 rate and said second power state corresponds to accessing said memory at said second rate,

15 wherein during configuration of said programmable logic device, said control
16 circuit controls said memory to output configuration information at said first rate, and
17 wherein during normal operation of said programmable logic device, said control
18 circuit controls said memory to selectively access user defined information at one of said first
19 rate and said second rate in accordance with said power selection signal, wherein said second
20 rate is lower than said first rate.

1 10. An apparatus including a programmable logic device, said programmable
2 logic device comprising:

3 a plurality of function blocks that perform a plurality of functions, wherein said
4 plurality of function blocks includes:

5 a memory that stores configuration information and user defined
6 information, wherein said memory selectively operates according to a first power state and a
7 second power state, and wherein said second power state is a lower power consumption state
8 than said first power state, and

9 a control circuit that controls access to said memory with a power
10 selection signal, wherein said first power state corresponds to accessing said memory at a first
11 rate and said second power state corresponds to accessing said memory at a second rate; and

12 an interconnect that interconnects said plurality of function blocks,

13 wherein during configuration of said programmable logic device, said control
14 circuit controls said memory to output said configuration information at said first rate, and

15 wherein during normal operation of said programmable logic device, said control
16 circuit controls said memory to selectively access said user defined information at one of said
17 first rate and said second rate in accordance with said power selection signal, wherein said
18 second rate is lower than said first rate.

1 11. A method of operating a programmable logic device, comprising the steps
2 of:

3 during configuration of said programmable logic device, selecting a first power
4 state and outputting configuration information from a memory at a first rate;

5 after configuration during normal operation of said programmable logic device,
6 selecting a second power state for selectively accessing said memory at a second rate, wherein

7 said second rate is lower than said first rate, and wherein said second power state is a lower
8 power consumption state than said first power state; and
9 after configuration during normal operation of said programmable logic device,
10 selecting said first power state for selectively accessing said memory at said first rate.